
20
4109LS–8051–02/08
AT8xC51SND1C
7.2.1.1
IDD, IDL and IPD Test Conditions
Figure 7-1.
IDD Test Condition, Active Mode
Figure 7-2.
IDL Test Condition, Idle Mode
Figure 7-3.
IPD Test Condition, Power-Down Mode
RST
TST
P0
All other pins are unconnected
VDD
I
DD
VDD
PVDD
UVDD
AVDD
X2
Clock Signal
VSS
X1
(NC)
VSS
PVSS
UVSS
AVSS
X2
VDD
Clock Signal
RST
VSS
TST
X1
P0
(NC)
IDL
All other pins are unconnected
VSS
VDD
VSS
VDD
PVDD
UVDD
AVDD
PVSS
UVSS
AVSS
RST
MCMD
P0
All other pins are unconnected
VSS
VDD
TST
MDAT
VDD
I
PD
VDD
PVDD
UVDD
AVDD
X2
VSS
X1
(NC)
VSS
PVSS
UVSS
AVSS